in analog IC design are becoming more and more difficult to satisfy. Robust design produces circnits that fullfill the design requirements in several different operating environments and under the in0uence of manufacturing process variations. Generally designers use computers only for evaluating the circuit. A method based on the robust design process practiced by IC designers is implemented by means of penalty functions and a generic optimization algorithm is used to solve the robust design problem. A designer must provide the circuit topology, the set of optimization parameters with their explicit constraints, the set of dependent parameters, and the set of performance constraints. The method is illustrated with a sample operating amplifier design, which is performed by the computer. The proposed approach is not restricted to amplifiers and can he used to automate the design of other types of circuits as well.
Introduction
The goal of the research was to create a method for automating the robust design and optimization of analog ICs. Such a method would greatly reduce the burden carried by IC designers and enable them to focus on more important tasks like choosing topologies and system level design.
In the past research efficient means of automated nominal design were sought [4, IO, 8, 131 . Nominal design does not result in robust circuits. In order to obtain a robust circuit an additional step of design centering is required. Design centering techniques are either statistical [2, 71 or deterministic [I, 5 , 91.
The goal of robust design is to obtain a circuit which fulfills the design requirements (like gain above 60dB, current consumption below 1 6 , etc.) in all comers. A corner is a combination of a manufacturing process variation (like worst speed, worst power, etc.) and an operating environment (specified by a combination of temperature, bias current, power supply voltage, etc.). Manufacturing process variations influence the circuit at production stage, whereas operating environment influences the circuit during its operation.
There are several different manufacturing process variations which are taken into account by the designer. The number of extreme operating environments can also he quite large since designers have to examine at least three values of every environmental condition (e.g. minimal, maximal, and nominal temperature). Therefore the number of comers quickly becomes too big for a designer to handle. A possible solution is to examine only selected comers. Comer selection can either be performed by the designer (based on experience) or by a computer (based on some heuristic algorithm). The remainder of this paper is divided as follows. First the robust design problem as perceived by an IC designer is mathematically formulated. The transformation of the robust design and optimization problem into a constrained optimization problem by means of penalty functions is presented. The method is illustrated by automated robust differential amplifier design. Finally the conclusions and ideas for future work are given.
Automated robust design

Mathematical formulation
The robust design process as perceived and practised by an IC designer is based on the notion of comer points. A corner point is a combination of comer models (that describe some manufacturing process variation) and operating conditions, Suppose that we have m different kinds of circuit elements (e.g. CMOS transistors, capacitors, resistors, ... ) with a set of ni comer models for every one of them, describing process variations that affect that particular kind of circuit element The performance of the circuit, (which is the result of some combination of process variations during its fabrication and operating conditions during its use), is described by a vector of N red values y = I~I , y z , .. .,yN] E RN.
We represent the circuit as a function that for any combination of n circuit parameters denoted by vector x and some combination of process variations and operating conditions denoted by q produces a vector of circuit characteristics y .
(4)
In the following sections we also use the following nota- A circuit design is satisfactory if it satisfies the design requirements for all comer points from set C.
The cost function
Since optimization is a process that strives to decrease the cost function value, the cost function must: 1. penalize designs that fail to satisfy some basic requirements ( r c ( x ) ) , 2. penalize designs that are not robust (rp(x)), and 3. define the tradeoffs between individual circuit characteristics (rT(x)). The cumulative cost function is
>> rr(x).
(7)
First of all one has to consider the case that the simulation itself fails to converge thus rendering the optimization incapable of determining the cost function value for a particular combination of circuit parameters. In some cases the simulator may succeed to simulate the circuit, but its performance is far from the desired performance (e.g. some of the transistors that are supposed to be in saturation, are not).
In such cases an additional penalty term re(.) is introduced.
The value of rc(x) for such circuits should be significantly larger than the contribution of the penalty functions r p ( x ) . rc(x) should be proportionate to the severity of the convergence problem (circuit performance problem). F ( y ) assigns a penalty to the circuit if any of its characteristics lies outside its bounds defined by the design requirements 
(9)
;=1
The penalty function rp(x) enforces the constraints on circuit performance. Usually one also wants the circuit characteristics to be as good as possible. The 'optimal' circuit's performance is subject to performance constraints and tradeoffs between individual performance measures (eg gain, bandwidth, ... ). The description of tradeoffs shouldn't affect the enforcement of constraints. In other words tradeoffs become possible only after all constraints are satisfied.
TradeoffsarespecifiedhyT= (Tl,fi, ... ,TN) ERN. Say that some circuit characteristicy; is supposed to be as low as possible (optimization) and below Bi (design requirement, robust design). An individual circuit characteristic contributes to the tradeoff part of the cost function only if the respective performance constraint is satisfied. Tradeoffs are applied only to the nominal circuit performance (nominal operating conditions and typical mean IC fabrication process). is omitted from eq. (7), the optimization algorithm will search for a circuit that satisfies the performance constraints. As soon as some circuit with cost function value 0 is found, the optimization can be stopped.
In case the complete expression in eq. (7) is used, a search for a circuit satisfying all design requirements is conducted upon which tradeoffs among individual performance measures are applied and the circuit is further optimized in order to improve its performance at nominal operating conditions. In this case some other stopping condition must be used (i.e. optimization is stopped as soon as simplex size, population diameter, steplength, etc. become small enough). Generally such optimization takes longer to complete. For the process of optimization any box-constrained optimization method can be used since we only need to constrain circuit parameters such as transistor widths and lengths to intervals of possible values. The implicit constraints arising from the design requirements are handled by the penalty functions and are an integral par? of the cost function.
Optimization parameters
The optimization process tries to decrease the cost function value by varying the optimization parameters. In ICs these are usually transistor (resistor, capacitor) widths and lengths. Theoretically the optimizer could valy all widths and lengths, but that would result in a large number of optimization parameters. Consequently the search space would have a large number of dimensions. Since the duration of the optimization is associated with the number of dimensions of the design space, this is not favourable. The number of optimization parameters can be significantly reduced if we take into account some basic design rules. Take for instance a differential pair. Both transistor widths and lengths must be equal. So instead of optimizing 4 parameters we optimize 2. A similar reduction can he done for all symetric parts of the circuit and for current mirrors with known current ratios.
Results
A simplified telescopic amplifier ( fig. 1 ) was used to demonstrate the approach. The inner two amplifier subcircuits were replaced by voltage controlled voltage sources with gain set to 100. The bias circuitry was also simplified to a current source and two independent voltage sources. 3 comers were analyzed for every point in the design space (nominal, slow, and fast corner). For every' corner a different MOS model was used combined with the appropnate Vdd voltage (3.3V for nominal, 3.0V for slow, and 3.6V for fast). In AC analysis the input and output were defined in the same manner as in the DC analysis. Phase margin was defined as the difference between phase where gain is OdB and -180". Gain margin was defined as the difference between OdB and gain at the point where phase is -180".
-w
From the transient analysis the measurements were taken on the output differential voltage between outp and outm. Rise and fall times were measured between 10% and 90% of the output's swing. ?he slew rate was extracted on the same output interval at output's rising edge. The settling time was measured from the time the input changed to the time the output stabilized within 5% of its swing (on output's rising edge). The overshoot was expressed in percent of output's swing.
To reduce the number of optimized parameters and aid the optimizer in convergence, groups of transistors were defined (like in e.g. The results were obtained in both runs after 750 different designs were evaluated by the optimizer. One NII took 2 hours on an AMD Athlon 21OOXF' with Linux installed. As it can be seen from tables 1 and 2, both runs fulfilled the design requirements. Generally the stability improved at the expence of the OdB frequency, which is an expected tradeoff. The most important observation however is the fact, that the computer managed to obtain a working circuit without any initial point (second run). This suggests that in the future a large part of the design process could be automated.
In our case the topology selection and transistor M-value selection is done manually by the designer. The selection of transistor groups was also manual, but most of it could be automated (see [6] ). The circuit sizing was completely automated. The only thing that remains for the designer to specify (beside topology) is the set of performance measures with their respective performance constraints, and the explicit constraints on circuit parameters (i.e. constraints on widths and lenghts). This suggests a different design cycle by eliminating the painstaking manual trial and error approach to the circuit sizing problem. This way the designer could focus on choosing the appropriate topology and on system level design. 
Conclusion
There remain several possible applications of the method to be examined in the course of future research automated low power design, technology migration [14] , circuit synthesys, A possible improvement would be the evaluation of corners in parallel. The achievable acceleration is equal to the number of comers. Theoretically it would be possible to achieve such an acceleration if the KH comers were divided among KH machines and the evaluation would take the same amount of time for all corners. Unfomnately the latter is usually not true in practice, since circuit simulation is an iterative procedure. The time it takes to finish an analysis depends on the number of iterations and, consequently on the circuit properties (which depend on the comer).
